




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification : H01L 21/283, 21/3205, 21/285	A1	(11) International Publication Number: WO 96/13061 (43) International Publication Date: 2 May 1996 (02.05.96)
(21) International Application Number: PCT/US95/12129 (22) International Filing Date: 25 September 1995 (25.09.95) (30) Priority Data: 08/328,630 25 October 1994 (25.10.94) US (71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; Mail Stop 68, One AMD Place, Sunnyvale, CA 94088-3453 (US). (72) Inventor: PRAMANICK, Shekhar, 39939 Stevenson Comm. A-1004, Fremont, CA 94538 (US). (74) Agent: RODDY, Richard, J.; Advanced Micro Devices, Inc., Mail Stop 68, One AMD Place, Sunnyvale, CA 94088-3453 (US).		(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report.

(54) Title: METHOD OF FORMING A THERMALLY STABLE SILICIDE



(57) Abstract

Subsequent to providing a metal layer (42) a silicon body (10), a layer of amorphous silicon of the silicon body is formed by ion implantation through the metal layer. Subsequently, the metal and amorphous silicon all reacted to form a silicide by raising the temperature of the device.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgyzstan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic of Korea	SD	Sudan
CG	Congo	KR	Republic of Korea	SE	Sweden
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LU	Luxembourg	TD	Chad
CS	Czechoslovakia	LV	Latvia	TG	Togo
CZ	Czech Republic	MC	Monaco	TJ	Tajikistan
DE	Germany	MD	Republic of Moldova	TT	Trinidad and Tobago
DK	Denmark	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	US	United States of America
FI	Finland	MN	Mongolia	UZ	Uzbekistan
FR	France			VN	Viet Nam
GA	Gabon				

METHOD OF FORMING A THERMALLY STABLE SILICIDE

5

FIELD OF THE INVENTION

This invention relates to formation of silicide as part of a semiconductor device, and more particularly, to a method of forming a thermally stable silicide as part of such device.

10

BACKGROUND OF THE INVENTION

The article "Agglomeration-Free Nanoscale Cobalt Silicide Film Formation Via Substrate Preamorphization", by S. Pramanick et al., published August, 1993 (1993 Materials Research Society, Materials Research Society Symposium Proc., Vol. 309, at pages 475-480), herein incorporated by reference, discloses a method of growing cobalt silicide (CoSi_2) on a silicon substrate. The article sets forth that in submicron ULSI devices, silicides are increasingly being used for junction and gate contacts, and for local interconnects. The article further discusses the problem that as feature size is reduced, thinner silicide films are more susceptible to the phenomenon of agglomeration, since film stability is critically dependent on the ratio of silicide grain diameter to layer thickness.

20

25

The article describes a process wherein amorphous silicon is formed on the surface of a silicon substrate by implantation of Ge^+ ions to form an amorphous layer. Subsequent thereto, a cobalt layer is deposited and the resulting structure is heated so that a cobalt silicide (CoSi_2) layer is formed on the silicon substrate.

30

35

The preamorphization of the silicon substrate prior to silicidation suppresses agglomeration during silicide formation, with small grain size leading to enhanced stability. The article discusses in detail

how this is achieved, and further describes the results of practicing such method.

While this method is effective for growing a thin layer of CoSi_2 , there are applications wherein titanium silicide has advantages. The article does not address the growing of titanium silicide on a silicon body.

In addition, in the article, implantation of ions to form amorphous silicon takes place into exposed silicon, which results in contamination to the surface of the silicon, which can in turn lead to problems in further processing of the device.

SUMMARY OF THE INVENTION

The present invention overcomes the above-cited problems by providing a method for growing a very thin layer of titanium silicide on a silicon body, by providing a layer of amorphous silicon on the body on which the titanium silicide is grown. Particular advantages are provided in that in reaching the low resistance phase of the titanium silicide, a lower temperature is required than if the silicon body did not include amorphous silicon. Furthermore, implantation of ions to form the amorphous silicon is undertaken after the metal layer (which will be used to form the silicide) is provided on the surface of the silicon body, thereby avoiding contamination problems.

DESCRIPTION OF THE DRAWINGS

Figs. 1-12 show the present method as practiced in accordance with the invention, in particular:

Fig. 1 is a cross sectional view of a portion of a semiconductor device, showing P well implant;

Fig. 2 is a view similar to that shown in Fig. 1, showing N well implant.

Fig. 3 is a view similar to that shown in Fig. 2, but showing the state of the device after source/drain nitride etch;

Fig. 4 is a view similar to that shown in Fig. 3, but showing the device after field oxidation;

Fig. 5 is a view similar to that shown in Fig. 4, but showing the device after gate etch;

Fig. 6 is a view similar to that shown in Fig. 5, but showing the device after spacer oxide deposition;

Fig. 7 is a view similar to that shown in Fig. 6, but showing the device after spacer etch;

Fig. 8 is a view similar to that shown in Fig. 7, but showing the device during N⁺ source/drain implant;

Fig. 9 is a view similar to that shown in Fig. 8, but showing the device during P⁺ source/drain implant;

Fig. 10 is a view similar to that shown in Fig. 9, but showing the device after titanium or cobalt deposition;

Fig. 11 is a view similar to that shown in Fig. 10, but showing the device after amorphization implant and shaping of the titanium or cobalt; and

Fig. 12 is a view similar to that shown in Fig. 11, but showing the device after silicidation formation and etch.

DESCRIPTION OF THE PREFERRED EMBODIMENT

With reference to Fig. 1, initially, a P type silicon substrate 10 of resistivity of for example 10 ohm-centimeters is provided. The top layer 12 of the substrate 10 is shown as an epitaxial layer, but may also be a nonepitaxial layer.

In order to form a P well in the substrate 10, initially a resist layer 14 is applied to the substrate 10 and is appropriately patterned. Next, boron is implanted at a dosage of $1E13\text{cm}^{-2}$, at 80 keV, to form P well 16.

As shown in Fig. 2, after removal of the resist 14, another resist layer 20 is patterned on the substrate 10. To form the N well 18, phosphorous is implanted at a dosage of $3E13cm^{-2}$ at 100 keV.

5 During the implants of Figs. 1 and 2, a thin residual oxide layer 22 is formed on the surface of the substrate 10.

With reference to Fig. 3, a 2000 Å thick nitride layer 24 is deposited, and patterned by etching to
10 define active device areas.

Growth of field oxide 26 is then undertaken (Fig. 4), at 1100°C and 1 atmosphere pressure in the environment of 4% O₂ and 96% Ar, for approximately 70 hours. This step causes drivein of the implanted
15 dopants to form the P well 16 and N well 18.

Referring to Fig. 5, a 100 Å thick oxide 28 is grown by thermal oxidation at 1000°C. A 2000 Å thick layer of polysilicon is deposited on the resulting structure, using LPCVD at 650°C. The polysilicon layer
20 is then patterned as shown using masking and etching techniques to form polysilicon gates 32. The oxide layer 28 is then etched to form gate oxide under each gate 32.

With reference to Fig. 6, a 1000 Å thick silicon dioxide layer 34 is deposited by chemical vapor
25 deposition on the resulting structure. Gate spacers 36 formed from this layer 34 are defined using photolithography process and spacer etch (Fig. 7).

After application and patterning of resist 37, N+ source/drain regions 38 are formed by arsenic implant
30 of dosage $6E15cm^{-2}$ at 70 keV (Fig. 8).

Next, referring to Fig. 9, after removal of resist 37 and application and patterning of resist, 39 P+ source/drain regions 40 are formed by BF₃ implant of a
35 dosage $5E15cm^{-2}$ at an energy level of 50 keV. The dopant activation in the source/drain areas for both

the N⁺ and P⁺ regions is carried out at 1100° C for 15 seconds RTA in ambient Ar.

At this point, and with reference to Fig. 10, after removal of resist 39, a 500 Å or less thick titanium or cobalt layer 42 is deposited over the resulting structure. As shown in Fig. 10, amorphized silicon 44 is formed underneath the titanium or cobalt layer 42 by implantation of Ge⁺ or Si⁺ or any other appropriate dopant. For Ge⁺ and Si⁺ implantation, amorphization is achieved by a dosage of 3E14cm⁻² and 1E15cm⁻² respectively. The energy of the implantation can be tuned to achieve desired amorphous silicon thickness and dependent on the deposited metal thickness (for example 30 KeV).

Furthermore, depending on conditions, it may be advantages to implant with arsenic or phosphorus.

Fig. 11 shows amorphized silicon 44 formed from the implant of Fig. 10. Then, also as shown in Fig. 11, the metal layer 42 is patterned by resist and etching steps.

Reference is next made to Fig. 12, showing formation of the silicide.

In the case of titanium, titanium silicide has two crystallographic phases, i.e., C49 and C54. Phase C49 has a high resistance and is therefore undesirable for use as a conductor in a semiconductor devices, while phase C54 is of low resistance and therefore is a desirable phase. As temperature is raised, the titanium silicide first reaches phase C49 and then phase C54.

In the case of forming titanium silicide over non-amorphous crystalline silicon or non-amorphous polysilicon the process is normally undertaken in two steps, first raising temperature to 600° to 700°C to form the C49 phase and then going to 750° to 850°C to form the C54 phase. It has been found that if the

crystallographic silicon or polysilicon is amorphized, in reacting amorphized silicon and titanium, the C54 phase can be reached at 650°C, and that one can reach this state by directly raising the temperature to 650°C without the need for going through the two-step process described above. This reduces the overall thermal budget of the device, and helps with other thermal constraints. That is, as less heat is necessary for proper formation of the desirable C54 phase, thermal instability problems are reduced, and smaller grain silicide is achieved, with the advantages attendant thereto as pointed out in the above-cited article.

In providing cobalt silicide, the phase problem is not attendant thereto, since cobalt does not have comparable phases, but can be silicidized by a one step process at for example 700°C for 20 seconds. Thus, while the above-cited article discusses growth of cobalt silicide on amorphous silicon, there is no suggestion of the advantages attendant thereto in growing titanium silicide over amorphized silicon, as described herein.

Furthermore, as will be noted, the formation of the amorphous layer takes place by implantation of ions through metal (which will be silicidized) on the semiconductor substrate. Thus, contamination problems due to implantation of exposed silicon are avoided.

CLAIMS

1. A method of providing a silicide as part of a semiconductor device comprising:
5 providing a silicon body;
providing a metal on said silicon body;
forming amorphous silicon beneath said metal;
and
10 reacting said amorphous silicon and metal to form a silicide.
2. The method according to Claim 1 and further comprising forming the amorphous silicon by ion
15 implantation through the metal.
3. The method of Claim 2 and further comprising undertaking the ion implantation by implantation of germanium ions.
4. The method of Claim 2 and further comprising
20 undertaking the ion implantation by implantation of silicon ions.
5. The method of Claim 2 and further comprising undertaking the ion implantation by implantation of
25 phosphorous ions.
6. The method of Claim 2 and further comprising undertaking the ion implantation by implantation of
30 arsenic ions.
7. The method of Claim 1 and further comprising providing the metal as cobalt.
8. The method of Claim 1 and further providing
35 the metal as titanium.

9. The method of Claim 1 and further providing the silicon body as monocrystalline.

10. The method of Claim 1 and further providing
5 the silicon body as polycrystalline.

11. The method of Claim 1 and further comprising the step of heavily doping the silicon body prior to forming the amorphous silicon.
10

12. A method of providing titanium silicide as part of a semiconductor device comprising:
providing a silicon body;
providing amorphous silicon and titanium
15 adjacent to each other;
reacting said amorphous silicon and titanium to form titanium silicide.

13. The method of Claim 12 and further comprising
20 providing the amorphous silicon prior to providing the titanium.

14. The method of Claim 12 and further comprising providing the amorphous silicon after providing the
25 titanium.

15. The method of Claim 13 or 14 and further comprising forming the amorphous silicon by ion
implantation.
30

16. The method of Claim 12 and further comprising the step of heavily doping the silicon body.

17. The method of Claim 12 and further comprising
35 providing the silicon body as monocrystalline.

18. The method of Claim 12 and further comprising providing the silicon body as polycrystalline.

1/4




FIG. 1




FIG. 2




FIG. 3

2/4




FIG. 4




FIG. 5




FIG. 6

3/4




FIG. 7




FIG. 8




FIG. 9

4/4




FIG. 10




FIG. 11




FIG. 12

INTERNATIONAL SEARCH REPORT

Inter. Int'l Application No.
PCT/US 95/12129

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L21/283 H01L21/3205 H01L21/285

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 013 no. 459 (E-832) ,17 October 1989 & JP,A,01 179415 (KAWASAKI STEEL CORP) 17 July 1989.	1,2,4, 8-12, 14-18
Y	see abstract ---	3,7
X	PATENT ABSTRACTS OF JAPAN vol. 013 no. 023 (E-705) ,19 January 1989 & JP,A,63 227018 (MATSUSHITA ELECTRIC IND CO LTD) 21 September 1988, see abstract --- -/--	12,13, 15-18

☒ Further documents are listed in the continuation of box C.

☐ Patent family members are listed in annex.

* Special categories of cited documents :

- * "A" document defining the general state of the art which is not considered to be of particular relevance
- * "E" earlier document but published on or after the international filing date
- * "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- * "O" document referring to an oral disclosure, use, exhibition or other means
- * "P" document published prior to the international filing date but later than the priority date claimed

* "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

* "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

* "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

* "&" document member of the same patent family

Date of the actual completion of the international search

29 December 1995

Date of mailing of the international search report

18. 01 96

Name and mailing address of the ISA
European Patent Office, P.O. 5818 Patentaan 2
NL - 2280 HV Rijswijk
Tel. (+ 31-70) 340-2040, Fax. 31 651 epo nl,
Fax (+ 31-70) 340-3016

Authorized officer

Eliasson, G

INTERNATIONAL SEARCH REPORT

Inter. nat. Application No.

PCT/US 95/12129

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	<p>MATERIALS RELIABILITY IN MICROELECTRONICS III SYMPOSIUM, MATERIALS RELIABILITY IN MICROELECTRONICS III SYMPOSIUM, SAN FRANCISCO, CA, USA, 12-15 APRIL 1993, 1993, PITTSBURGH, PA, USA, MATER. RES. SOC, USA, pages 475-480, PRAMANICK S ET AL 'Agglomeration-free nanoscale cobalt silicide film formation via substrate preamorphization' cited in the application see page 475, last paragraph - page 476 ---</p>	3,7
Y	<p>PATENT ABSTRACTS OF JAPAN vol. 011 no. 212 (E-522), 9 July 1987 & JP,A,62 033466 (HITACHI LTD) 13 February 1987, see abstract -----</p>	7

DOCKET NO: NUH-12841

SERIAL NO: _____

APPLICANT: A. Hauder et al.

LERNER AND GREENBERG P.A.

P.O. BOX 2480

HOLLYWOOD, FLORIDA 33022

TEL. (954) 925-1100